Design and Implementation of 4-BIT Shift Register Using 2PASCL Logic | Kaicus Deutschland