Name: High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)
Brand: Ku, David C.
SKU: ID12573069
Availability: InStock

High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)

145.49 EUR 12% Off 164.99 EUR

Erfahre, wie Hochrangige Synthese ASICs unter strengen Zeit- und Synchronisationsbedingungen optimiert, indem du neue Algorithmen entwickelst, Ressourcen sparst und die Implementierungszeit verkürzt.

Marke: Ku, David C.

ISBN: 0792392442

Angebote
Merkmale

Gesponsert Diese Website enthält Affiliate-Links, für die wir möglicherweise eine Vergütung erhalten. Weitere Informationen

-12%

Gesponsert High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)

Medimops DE

145.49 EUR 164.99 EUR

04-09-2026 06:29:30

Access to the deal

Gesponsert High Level Synthesis of ASICs under Timing and Synchronization Constraints

SpringerLink DE

164.99 EUR 164.99 EUR

05-09-2026 19:36:39

Access to the deal

High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)

Gesponsert High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)

Gesponsert High Level Synthesis of ASICs under Timing and Synchronization Constraints

Ähnliche Produkte

Beste Preise und Angebote

Sparen Sie bei jedem Einkauf

Genaue Information

Die Macht der Wahl

High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)

Gesponsert High Level Synthesis of ASICs under Timing and Synchronization Constraints (The Springer International Series in Engineering and Computer Science)

Gesponsert High Level Synthesis of ASICs under Timing and Synchronization Constraints

Ähnliche Produkte

SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits

A Survey of High-Level Synthesis Systems (The Springer International Series in Engineering and Computer Science, 135, Band 135)

High Level Synthesis of ASICs under Timing and Synchronization Constraints

Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs