Minimizing and Exploiting Leakage in VLSI Design

Minimizing and Exploiting Leakage in VLSI Design

111.04 EUR 15% Off 130.00 EUR

Marke: Nikhil Jayakumar

ISBN: 1489985298

MPN: 37 black & white tables, biography

Angebote
Merkmale

Gesponsert Diese Website enthält Affiliate-Links, für die wir möglicherweise eine Vergütung erhalten. Weitere Informationen

-15%

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Medimops DE

111.04 EUR 130.00 EUR

19-09-2026 09:36:12

Access to the deal

-10%

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Hugendubel

117.49 EUR 130.00 EUR

17-09-2026 14:29:14

Access to the deal

-9%

Gesponsert Minimizing and Exploiting Leakage in VLSI Design, Fachbücher von Rajesh Garg, Nikhil Jayakumar, Suganth Paul

Galaxus.de

117.69 EUR 130.00 EUR

17-09-2026 19:29:00

Access to the deal

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

SpringerLink DE

130.00 EUR 130.00 EUR

18-09-2026 18:45:04

Access to the deal

Minimizing and Exploiting Leakage in VLSI Design

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Gesponsert Minimizing and Exploiting Leakage in VLSI Design, Fachbücher von Rajesh Garg, Nikhil Jayakumar, Suganth Paul

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Ähnliche Produkte

Beste Preise und Angebote

Sparen Sie bei jedem Einkauf

Genaue Information

Die Macht der Wahl

Minimizing and Exploiting Leakage in VLSI Design

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Gesponsert Minimizing and Exploiting Leakage in VLSI Design, Fachbücher von Rajesh Garg, Nikhil Jayakumar, Suganth Paul

Gesponsert Minimizing and Exploiting Leakage in VLSI Design

Ähnliche Produkte

Theorems on Regularity and Singularity of Energy Minimizing Maps

Scalis, Dagmara: The Everything Health Guide to PMS

Minimizing Incisions and Maximizing Outcomes in Cataract Surgery

Minimizing and Exploiting Leakage in VLSI Design