Wong, D. F.: Simulated Annealing for VLSI Design | Kaicus Deutschland